This paper proposes a wireless communication system for secure transmission of data. Bluetooth is used as the wireless communication medium due to its low-cost and low-power consumption features. Advanced encryption standard (AES) protocol is implemented for the security reason over Bluetooth stack. RC10 prototyping board with Xilinx XC3S1500L-4-FG320 device has been used for the hardware evaluation of the system design. The system is configured to capture frames in real-time from the on-board OminiVision 9650 CMOS camera and transmit these frames securely via Bluetooth's connectivity. On reception, the images are decrypted and displayed on the external monitor. The design has also been demonstrated for edge detection over the wireless communication channel. The overall design is evaluated in terms of resource utilisation and maximum operating frequency.
INTRODUCTION
Bluetooth was developed in the mid 1990's as a part of a project within Ericsson that required connecting a keyboard to a computer without any cable [1] . The numerous applications of such a setup and the need for low-power, lowcost, short range cable replacement [2] , sparked an interest in developing this technology further, which led to the formation of the Bluetooth Special Interest Group (SIG) in 1998 [3] .
To date, Bluetooth's technology has been widely used in various applications for portable devices like personal digital assistant (PDA), laptops, mobiles as well as blood pressure monitor equipment in medical industries. As diverse as the development may seem, secure data transmission over a wireless network for highly confidential applications such as in banking, security and medical industries is one of the biggest trends.
Advanced encryption standard (AES) that has been proposed by National Institute of Standards and Technology (NIST) plays a significant role of a secure algorithm for data exchanged. Two prime processes involved: encryption (cipher) and decryption (decipher). Cipher is a process to convert data into unintelligent form called ciphertext. Similarly decipher is a process for the data to be converted back into its original form called paintext.
The AES is based on the Rijndael algorithm [4] and it processes data into blocks of 128-bits or 16-bytes and uses keys of length 128, 192, and 256 to encrypt the data. Thus, AES is defined as three types: AES-128, AES-192, and AES-256 depending on the key size [5] . Field programmable gate arrays (FPGAs) with massive parallelism options, multimillion gate counts and special low-power packages makes FPGAs an attractive candidate to embed this technology for wireless communication applications.
This research aims at developing a reconfigurable environment for secure data transmission using Bluetooth's connectivity. An efficient implementation of the AES algorithm has been carried out on the RC10 prototyping board [6] equipped with Spartan-3 FPGA chip. An evaluation of the proposed system to securely transmit and receive of the digital images acquired using the RC10 embedded camera is discussed. A comparative study with other existing implementation of AES algorithm on FPGA devices is also addressed.
The rest of the paper is organised as follows. The proposed system implementation is presented in Section 2. Details of the system implementation including the discussion of Bluetooth configuration, AES cipher, decipher, transmitter and receiver implementation is addressed in Section 3. Results and analysis are presented in Section 4. Finally, concluding remarks and future works are given in Section 5 
PROPOSED SYSTEM
The system block diagram as shown in Figure 1 is designed to capture and store frames captured by the camera on the RC10 board in real-time into block random access memory (BRAM). AES algorithm is then manipulated to securely transmit the image via Bluetooth's connectivity to the receiver block. After that, the receiver stores the image into BRAM, decrypts, and writes the pixels on the video graphics array (VGA) port, hence the image can be visualised.
To configure the FPGA with corresponding bit stream files for the transmitter, receiver and the AES execution the host application called file transfer utility (FTU) is used. FPGA processes the acquired image and operates as the base station of the transferred data. In this system, the RC10 prototyping board equipped with Xilinx Spartan XC3S1500L-4-FG-320 FPGA device is used for testing and system workability evaluation. Also, the LM058 serial to Bluetooth's adapter is used at both terminals of the transmitter and receiver to establish wireless communication. To implement the system, Handel-C [6] programming language has been utilised for hardware compilation as well as efficiently implementing the AES algorithm. Figure 2 exhibits the proposed system implementation environment with two RC10 rapid prototyping board and Bluetooth's connectivity. To establish Bluetooth's connectivity, class 1 RS232-based LM058 adaptor has been used, and it is configured to transmit data at 230,400 bits per second (bps). In the following, details of processes involved including AES cipher, decipher, transmitter and receiver will be explained.
SYSTEM IMPLEMENTATION

AES Cipher
The AES-128 implementation as depicted in Figure 3 has been implemented on the FPGA. This required an initial round key addition followed by ten rounds of S-Box(), Shift Rows(), Mix Column() and Add Round Key() transformations, with Mix Column() not being implemented for the final round. Each round of encryption yields the 128-bits of encrypted data. Data to be encrypted have been stored in flash random access memory (RAM) and results for after each round of encryption have also been updated in flash RAM and this process helps in verifying and demonstrating the accurate working of the AES cipher. One of the key features of the proposed design implementation is that the Key expansion() routine is run in parallel with Mix Column() routine, since the key expansion routine is independent of any transformation involved in AES. Consequently, this strategy maximises the throughput as well as eliminates the requirement to store all the round keys, hence the design consumes less area.
AES Decipher
Decipher process as shown in Figure 4 is accomplished by executing the inverse of all the cipher routines. Unlike the cipher process, the key expansion routine is implemented before the decipher process starts and all the round keys are stored in look up table (LUT) based arrays. This is because the round keys are used in the reverse order by the decipher process and also the key expansion routine uses the previous round key to generate the next round key, thus it is needed to store round keys for the decryption process. 
Transmitter
Pixel stream library that has been developed for DK Design Suite developer kit has been used to implement the video processing system. A customised BRAM-based frame buffer has been developed to read pixels from the camera and store them into BRAM. Once a complete frame has been read, then a flag is initiated to transmit the entire frame via the RS232-based Bluetooth module. A pixel after transmission is erased from the BRAM. Once a complete frame is transmitted, the flag is reset to read the next frame. This enables the transmission of multiple frames/video in real-time. The refresh rate for the video is 65 Hz.
The design is also demonstrated for edge detection in realtime. In such a case of 3×3 sobel edge detection is performed on each frame before transmission. One of the limitations of using BRAMs as the frame buffer, is that the image resolution is limited to 640 × 480 pixels and each pixel is in a byte sized (YUV format). However, the use of BRAMs is essential to maintain reasonable throughput and refresh rate for video.
Receiver
The receiver's roles are to receive a single frame and store in the BRAM. After that, a flag is initialised to run the customised frame buffer that reads the pixels from BRAM and writes them at the VGA port. Once a pixel is written to the VGA port, it is erased from BRAM. The flag is then reset to receive the next frame. This enables the receiver to receive and display of multiple frames in real-time. Table 1 lists the resources used for the proposed system. To illustrate the internal implementation of the FPGA's mapping for AES cipher and decipher, FPGA layout for both implementations are shown in Figure 5 (a) and 5(b), respectively.
EXPERIMENTAL RESULTS AND ANALYSIS
For both cipher and decipher implementation, a large number of LUT has been occupied due to the LUT-based implementation of s-box and inv s-box. An s-box table is a 16×16 array of a byte sized elements, hence require 512 LUTs to store the tables. This coupled with conditional accesses increases the LUT utilisation to compute s-box to 900. Decipher process requires both s-box and inverse s-box table, thus the LUT utilisation due to the substitution table doubles.
The LUT utilisation is further increased for the decipher process because all the keys schedules have to be stored in the LUTs. Apart from this array based state assignments and key expansion routine also contribute to the LUT utilisation. The rest of the LUT utilisation is needed for general programming and storing RC10 library files to execute the design. Moreover, the transmitter and receiver mainly use LUTs to store the RC10 header files and pixel stream libraries. Both implementations use BRAM as a buffer to capture, transmit and display images.
The proposed AES implementation has been compared with other existing implementation as shown in Table 2 . Results obtained demonstrate very competitive results in terms of throughput per unit slices. It is worth mentioning that this is an important performance matrix, as other existing implementation uses either more slices or BRAMs which adds to the cost of the design, whilst the proposed system gives a reasonable throughput with optimum cost. 
CONCLUSIONS AND FUTURE WORKS
An efficient implementation of AES encryption for wireless communication system has been presented in this paper. The AES algorithm has been implemented to capture, store and transmit frames by the camera in real-time. Results obtained show that the proposed design is very competitive to other existing implementations in terms of throughput per unit resource utilisation. The system implemented has also been demonstrated for edge detection. For future works, this system could be implemented for internet banking security services. This image can then be transmitted to a remote server for authentication and eventually giving the user access to their accounts online.
